


XP6NA1R0CST8

Halogen-Free Product




**N-CHANNEL ENHANCEMENT MODE
POWER MOSFET**

- ▼ 100% R_g & UIS Test
- ▼ Simple Drive Requirement
- ▼ Low On-resistance
- ▼ RoHS Compliant & Halogen-Free



BV_{DSS}	60V
$R_{DS(ON)}$	1mΩ



SPPAK 8x8

Description

XP6NA1R0C series are innovated design and silicon process technology to achieve the lowest possible on-resistance and fast switching performance. It provides the designer with an extreme efficient device for use in a wide range of power applications.

The SPPAK 8x8 package is special for DC-DC converters application.

Absolute Maximum Ratings@ $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	60	V
V_{GS}	Gate-Source Voltage	± 20	V
$I_D @ T_C = 25^\circ\text{C}$	Drain Current, $V_{GS} @ 10\text{V}^6$ (Silicon Limited)	329	A
$I_D @ T_C = 100^\circ\text{C}$	Drain Current, $V_{GS} @ 10\text{V}^6$ (Silicon Limited)	233	A
$I_D @ T_C = 25^\circ\text{C}$	Drain Current, $V_{GS} @ 10\text{V}^6$ (Package Limited)	100	A
$I_D @ T_C = 100^\circ\text{C}$	Drain Current, $V_{GS} @ 10\text{V}^6$ (Package Limited)	100	A
$I_D @ T_A = 25^\circ\text{C}$	Drain Current, $V_{GS} @ 10\text{V}^3$	55	A
$I_D @ T_A = 70^\circ\text{C}$	Drain Current, $V_{GS} @ 10\text{V}^3$	46	A
I_{DM}	Pulsed Drain Current ¹	1000	A
$P_D @ T_C = 25^\circ\text{C}$	Total Power Dissipation	214.2	W
$P_D @ T_A = 25^\circ\text{C}$	Total Power Dissipation ³	7.5	W
E_{AS}	Single Pulse Avalanche Energy ⁴	500	mJ
T_{STG}	Storage Temperature Range	-55 to 175	°C
T_J	Operating Junction Temperature Range	-55 to 175	°C

Thermal Data

Symbol	Parameter	Value	Unit
R_{thj-c}	Maximum Thermal Resistance, Junction-case	0.7	°C/W
R_{thj-a}	Maximum Thermal Resistance, Junction-ambient ³	20	°C/W

Electrical Characteristics@ $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}$, $I_D=250\mu\text{A}$	60	-	-	V
$R_{\text{DS}(\text{ON})}$	Static Drain-Source On-Resistance ²	$V_{\text{GS}}=10\text{V}$, $I_D=50\text{A}$	-	-	1	$\text{m}\Omega$
		$V_{\text{GS}}=8\text{V}$, $I_D=20\text{A}$	-	-	1.15	$\text{m}\Omega$
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}$, $I_D=250\mu\text{A}$	2	-	4	V
g_{fs}	Forward Transconductance	$V_{\text{DS}}=5\text{V}$, $I_D=50\text{A}$	-	165	-	S
I_{DSS}	Drain-Source Leakage Current	$V_{\text{DS}}=48\text{V}$, $V_{\text{GS}}=0\text{V}$	-	-	25	μA
I_{GSS}	Gate-Source Leakage	$V_{\text{GS}}=\pm 20\text{V}$, $V_{\text{DS}}=0\text{V}$	-	-	± 0.1	μA
Q_g	Total Gate Charge ⁵	$I_D=50\text{A}$	-	176	282	nC
Q_{gs}	Gate-Source Charge ⁵	$V_{\text{DS}}=30\text{V}$	-	50	-	nC
Q_{gd}	Gate-Drain ("Miller") Charge ⁵	$V_{\text{GS}}=10\text{V}$	-	48	-	nC
$t_{\text{d}(\text{on})}$	Turn-on Delay Time ⁵	$V_{\text{DS}}=30\text{V}$	-	36	-	ns
t_r	Rise Time ⁵	$I_D=50\text{A}$	-	104	-	ns
$t_{\text{d}(\text{off})}$	Turn-off Delay Time ⁵	$R_G=5.1\Omega$	-	108	-	ns
t_f	Fall Time ⁵	$V_{\text{GS}}=10\text{V}$	-	129	-	ns
C_{iss}	Input Capacitance ⁵	$V_{\text{GS}}=0\text{V}$	-	10100	16160	pF
C_{oss}	Output Capacitance ⁵	$V_{\text{DS}}=50\text{V}$	-	1570	-	pF
C_{rss}	Reverse Transfer Capacitance ⁵	f=1.0MHz	-	20	-	pF
R_g	Gate Resistance	f=1.0MHz	-	1	2	Ω

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V_{SD}	Forward On Voltage ²	$I_S=50\text{A}$, $V_{\text{GS}}=0\text{V}$	-	-	1.3	V
t_{rr}	Reverse Recovery Time ⁵	$I_S=50\text{A}$, $V_{\text{GS}}=0\text{V}$, $dI/dt=100\text{A}/\mu\text{s}$	-	91	-	ns
			-	156	-	nC

Notes:

- 1.Pulse width limited by Max. junction temperature.
- 2.Pulse test
- 3.Surface mounted on 1 in² copper pad of FR4 board , t \leq 10sec ; 50°C/W at steady state.
- 4.Starting $T_j=25^\circ\text{C}$, $V_{\text{DD}}=30\text{V}$, $L=0.1\text{mH}$, $R_G=25\Omega$, $V_{\text{GS}}=10\text{V}$, $I_{\text{AS}}=100\text{A}$
- 5.Guaranteed by design.
- 6.Package limitation current is 100A.
- 7.These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{\text{J}(\text{MAX})}=175^\circ\text{C}$.

THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT, AUTOMOTIVE OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.

YAGEO XSEMI DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

YAGEO XSEMI RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage v.s. Junction Temperature




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area⁷




Fig 10. Effective Transient Thermal Impedance




Fig 11. Drain Current v.s. Case Temperature




Fig 12. Transfer Characteristics




Fig 13. Normalized BV_{DSS} v.s. Junction Temperature




Fig 14. Total Power Dissipation




Fig 15. Typ. Drain-Source on State Resistance

MARKING INFORMATION

